

Line 61

```
static volatile BUFTYPE tx_buffer[SERIAL2_TX_BUFFER_SIZE];  
static volatile BUFTYPE rx_buffer[SERIAL2_RX_BUFFER_SIZE];  
static volatile uint8_t transmitting = 0;
```

```
#if defined(KINETISK)  
static volatile uint8_t *transmit_pin=NULL;
```

```
#define transmit_assert() *transmit_pin = 1  
#define transmit_deassert() *transmit_pin = 0  
static volatile uint8_t *rts_pin=NULL;
```

Line 117

```
tx_buffer_head = 0;  
tx_buffer_tail = 0;  
transmitting = 0;
```

```
#if defined(KINETISK)  
switch (rx_pin_num) {  
case 9: CORE_PIN9_CONFIG = PORT_PCR_PE | PORT_PCR_PS | PORT_PCR_PFE | PORT_PCR_MUX(3); break;
```

Line 134

```
case 58: CORE_PIN58_CONFIG = PORT_PCR_DSE | PORT_PCR_SRE | PORT_PCR_MUX(3); break;  
#endif  
}
```

```
#elif defined(KINETISL)  
CORE_PIN9_CONFIG = PORT_PCR_PE | PORT_PCR_PS | PORT_PCR_PFE | PORT_PCR_MUX(3);  
CORE_PIN10_CONFIG = PORT_PCR_DSE | PORT_PCR_SRE | PORT_PCR_MUX(3);
```

Line 352

```
uint32_t head, n;  
if (!(SIM_SCG4 & SIM_SCG4_UART1)) return;
```

```
if (transmit_pin) transmit_assert();  
head = tx_buffer_head;  
if (++head >= SERIAL2_TX_BUFFER_SIZE) head = 0;  
while (tx_buffer_tail == head) {  
int priority = nvic_execution_priority();  
if (priority <= IRQ_PRIORITY) {
```

```
if ((UART1_S1 & UART1_TDRE)) {  
uint32_t tail = tx_buffer_tail;  
if (++tail >= SERIAL2_TX_BUFFER_SIZE) tail = 0;
```

Line 373

```
tx_buffer[head] = c;  
transmitting = 1;  
tx_buffer_head = head;
```

```
UART1_C2 = C2_TX_ACTIVE;
```

```
#ifdef HAS_KINETISK_UART1_FIFO
```

Line 384

```
uint32_t head, n;  
if (!(SIM_SCG4 & SIM_SCG4_UART1)) return;
```

```
if (transmit_pin) transmit_assert();  
while (p < end) {  
head = tx_buffer_head;  
if (++head >= SERIAL2_TX_BUFFER_SIZE) head = 0;  
if (tx_buffer_tail == head) {
```

```
UART1_C2 = C2_TX_ACTIVE;  
do {  
int priority = nvic_execution_priority();
```

Line 405

```
yield();  
} while (tx_buffer_tail == head);
```

```
tx_buffer[head] = *p++;  
transmitting = 1;  
tx_buffer_head = head;
```

```
UART1_C2 = C2_TX_ACTIVE;
```

Line 553

```
}  
#else  
} }  
c = UART1_C2;  
if ((c & UART_C2_TIE) && (UART1_S1 & UART1_TDRE)) {  
head = tx_buffer_head;  
tail = tx_buffer_tail;  
do {
```

Line 565

```
UART1_D = n;  
} while (UART1_TCFIFO < 8);  
tx_buffer_tail = tail;  
if (UART1_S1 & UART1_TDRE) UART1_C2 = C2_TX_COMPLETING;
```

```
#else  
if (UART1_S1 & UART1_RDRF) {
```

Line 582

```
}  
c = UART1_C2;  
if ((c & UART_C2_TIE) && (UART1_S1 & UART1_TDRE)) {  
head = tx_buffer_head;  
tail = tx_buffer_tail;  
if (head == tail) {  
UART1_C2 = C2_TX_COMPLETING;
```

```
} else {  
if (++tail >= SERIAL2_TX_BUFFER_SIZE) tail = 0;  
n = tx_buffer[tail];
```

Line 596

```
}  
#endif  
if ((c & UART_C2_TCIE) && (UART1_S1 & UART1_TC)) {  
transmitting = 0;  
if (transmit_pin) transmit_deassert();  
UART1_C2 = C2_TX_INACTIVE;
```

}

Line 61

```
static volatile BUFTYPE tx_buffer[SERIAL2_TX_BUFFER_SIZE];  
static volatile BUFTYPE rx_buffer[SERIAL2_RX_BUFFER_SIZE];  
static volatile uint8_t transmitting = 0;  
static volatile uint8_t queueing_tx_data = 0; // PedroR  
#define TX_BUFFER_EMPTY (tx_buffer_head == tx_buffer_tail) // PedroR
```

```
#if defined(KINETISK)  
static volatile uint8_t *transmit_pin=NULL;
```

```
#define transmit_assert() *transmit_pin = 1  
#define transmit_deassert() *transmit_pin = 0  
static volatile uint8_t *rts_pin=NULL;
```

Line 120

```
tx_buffer_head = 0;  
tx_buffer_tail = 0;  
transmitting = 0;
```

```
queueing_tx_data = 0; // PedroR  
#if defined(KINETISK)  
switch (rx_pin_num) {  
case 9: CORE_PIN9_CONFIG = PORT_PCR_PE | PORT_PCR_PS | PORT_PCR_PFE | PORT_PCR_MUX(3); break;
```

Line 139

```
case 58: CORE_PIN58_CONFIG = PORT_PCR_DSE | PORT_PCR_SRE | PORT_PCR_MUX(3); break;  
#endif  
}
```

```
/** Pedro R: use pin 6 for debug */  
pinMode(6, OUTPUT);  
digitalWrite(6, LOW);  
debug_pin = portOutputRegister(6);  
/****/
```

```
#elif defined(KINETISL)  
CORE_PIN9_CONFIG = PORT_PCR_PE | PORT_PCR_PS | PORT_PCR_PFE | PORT_PCR_MUX(3);  
CORE_PIN10_CONFIG = PORT_PCR_DSE | PORT_PCR_SRE | PORT_PCR_MUX(3);
```

Line 365

```
uint32_t head, n;  
if (!(SIM_SCG4 & SIM_SCG4_UART1)) return;
```

```
// PedroR: protect this code block  
queueing_tx_data = 1;
```

```
if (transmit_pin) transmit_assert();  
head = tx_buffer_head;  
if (++head >= SERIAL2_TX_BUFFER_SIZE) head = 0;  
while (tx_buffer_tail == head) {  
int priority = nvic_execution_priority();  
if (priority <= IRQ_PRIORITY) {
```

```
// PedroR: added bc it is also in serial2_write but wasn't here  
queueing_tx_data = 0; // Pedro R: need to be 0 so that C2_TX_ACTIVE fires the necessary interrupts properly  
UART1_C2 = C2_TX_ACTIVE;  
// end PedroR added  
if ((UART1_S1 & UART1_TDRE)) {  
uint32_t tail = tx_buffer_tail;  
if (++tail >= SERIAL2_TX_BUFFER_SIZE) tail = 0;
```

Line 394

```
tx_buffer[head] = c;  
transmitting = 1;  
tx_buffer_head = head;
```

```
queueing_tx_data = 0;  
// PedroR: end protecting code block  
// An interrupt can still occur between clearing the flag and setting UART_C2; therefore we will also check for  
// (!TX_BUFFER_EMPTY) in the interrupts, in addition to the queueing_tx_data flag
```

```
UART1_C2 = C2_TX_ACTIVE;
```

```
#ifdef HAS_KINETISK_UART1_FIFO
```

Line 413

```
uint32_t head, n;  
if (!(SIM_SCG4 & SIM_SCG4_UART1)) return;
```

```
// PedroR: protect this code block  
queueing_tx_data = 1;  
if (transmit_pin) transmit_assert();  
while (p < end) {  
head = tx_buffer_head;  
if (++head >= SERIAL2_TX_BUFFER_SIZE) head = 0;  
if (tx_buffer_tail == head) {
```

```
queueing_tx_data = 0; // Pedro R: need to be 0 so that C2_TX_ACTIVE fires the necessary interrupts properly  
UART1_C2 = C2_TX_ACTIVE;  
do {  
int priority = nvic_execution_priority();
```

Line 439

```
yield();  
} while (tx_buffer_tail == head);
```

```
queueing_tx_data = 1; // Pedro R: restore protection to code block
```

```
tx_buffer[head] = *p++;  
transmitting = 1;  
tx_buffer_head = head;
```

```
queueing_tx_data = 0;  
// PedroR: end protecting code block  
// An interrupt can still occur between clearing the flag and setting UART_C2; therefore we will also check for  
// (!TX_BUFFER_EMPTY) in the interrupts, in addition to the queueing_tx_data flag
```

```
UART1_C2 = C2_TX_ACTIVE;
```

Line 596

```
}  
#else  
} }  
c = UART1_C2;  
if ((c & UART_C2_TIE) && (UART1_S1 & UART1_TDRE)) {  
head = tx_buffer_head;  
tail = tx_buffer_tail;  
do {
```

Line 608

```
UART1_D = n;  
} while (UART1_TCFIFO < 8);  
tx_buffer_tail = tail;  
if (UART1_S1 & UART1_TDRE) {  
// PedroR  
if (queueing_tx_data) {  
UART1_C2 = C2_TX_INACTIVE; // the code block protected by queueing_tx_data will address UART_C2 and re activate it  
} else if (!TX_BUFFER_EMPTY) {  
UART1_C2 = C2_TX_ACTIVE; // force interrupts to continue firing  
} else {  
UART1_C2 = C2_TX_COMPLETING;  
}  
// End Pedro R
```

```
#else  
if (UART1_S1 & UART1_RDRF) {
```

Line 635

```
}  
c = UART1_C2;  
if ((c & UART_C2_TIE) && (UART1_S1 & UART1_TDRE)) { // data buffer empty  
head = tx_buffer_head;  
tail = tx_buffer_tail;  
if (head == tail) { // PedroR: head == tail is the same as my TX_BUFFER_EMPTY macro  
// PedroR  
if (queueing_tx_data) {  
UART1_C2 = C2_TX_INACTIVE; // the code block protected by queueing_tx_data will address UART_C2  
} else if (!TX_BUFFER_EMPTY) {  
UART1_C2 = C2_TX_ACTIVE; // force interrupts to continue firing  
} else {  
UART1_C2 = C2_TX_COMPLETING;  
}  
// End Pedro R
```

```
} else {  
if (++tail >= SERIAL2_TX_BUFFER_SIZE) tail = 0;  
n = tx_buffer[tail];
```

Line 657

```
}  
#endif  
if ((c & UART_C2_TCIE) && (UART1_S1 & UART1_TC)) { // TX complete  
// PedroR  
if (queueing_tx_data) {  
UART1_C2 = C2_TX_INACTIVE; // the code block protected by queueing_tx_data will address UART_C2  
} else if (!TX_BUFFER_EMPTY) {  
UART1_C2 = C2_TX_ACTIVE; // force interrupts to continue firing  
} else {  
transmitting = 0;  
if (transmit_pin) transmit_deassert();  
UART1_C2 = C2_TX_INACTIVE;
```

```
if (*debug_pin == 0) { *debug_pin = 1; } else { *debug_pin = 0; }  
// End PedroR
```

}

