Forum Rule: Always post complete source code & details to reproduce any issue!
Tab Content
  • ecurtz's Avatar
    Yesterday, 01:26 AM
    I was assuming that it's possible to use TFDR0 and RFDR0 with DMA transfers, but I haven't actually investigated. I'll see if I can figure it out from the datasheet. EDIT: Yeah, you can, per page 1653
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    Yesterday, 01:11 AM
    According to the datasheet writing within the chip is approximately 10x slower than reading, but I'm not sure how much of the time is the transfer which is probably the same speed either way. I suspect a lot of the...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 08:26 PM
    Happy to contribute a little. It will be useful to have the support in the official library, so win / win. I think I've successfully read the bad block tables with my normal SPI code, but I haven't ever seen any data in...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 05:25 PM
    flexspi_ip_write in the current GitHub code is definitely wrong, looks like a copy/paste error?
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 04:01 PM
    STOP is different than 0 which is what it's all initialized to, but I'm not sure if that matters - the bug was skipping over a LUT entry, from 40 to 42.
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 03:47 PM
    Ok, found a bug in the writeStatusRegister LUT, this is still hacked up, but a big step toward working.
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 03:27 PM
    If you're referring to the write enable bit in the status register it automatically gets reset every time you do a "write" command (which is actually a couple different things) "A write disable state occurs upon...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 02:48 PM
    This is seriously hacked up and I'm only trying to write to the on chip buffer and read it back, not even attempting to store the page, but it's doing a little bit better than the stuff from GitHub. I cannot wrap my...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-08-2020, 05:39 AM
    Got my new board and making a tiny bit of progress. It seems like FLEXSPI2_IPCR0 always needs to have an address in the range of flashBaseAddr, probably because that's how it determines the chip select to activate. ...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-07-2020, 09:41 PM
    I'm using SPI1 on a Teensy 4.1 - I had to use SPI1.setCS(38) and SPI1.setMISO(39) before calling SPI1.begin() because I was using those alternate pins, but MOSI and CLK are the same as yours and appear to be the...
    1 replies | 142 view(s)
  • ecurtz's Avatar
    07-07-2020, 04:11 PM
    I'm sure they are very shorthanded right now, so bulk orders may be impossible, but when things return to normal I believe that emailing Robin is the preferred method for getting a quote on larger orders.
    5 replies | 279 view(s)
  • ecurtz's Avatar
    07-06-2020, 03:14 PM
    The ability to write to the protection register is controlled by 3 bits of the status register as shown on the chart on page 16 of the datasheet.
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-06-2020, 02:25 PM
    You have to use the write enable command (0x06) to set that bit, you can't do it by writing to the status register. EDIT: Actually maybe that's just for the regular writes and you need to use the Status Register...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-05-2020, 08:43 PM
    Looks like you forgot to include the new code? I should have a new Teensy with the chip on it by the end of the week.
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-05-2020, 05:04 PM
    I understand this, but I thought the basic commands encoded into the lookup table would still mirror the traditional method?
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-05-2020, 04:24 PM
    I assume you've looked at the example LUTs in sections 27.6.5 and 27.6.3 in the reference manual? I'm trying to get the HW guy to build me up a 4.1 so I can help, since I think the WSON package is beyond my skill level...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    07-03-2020, 07:40 PM
    Great job! Can anyone confirm that my reading of the datasheet that "regular" SPI can't use the lookup tables and so we'll need two versions of the low level calls correct?
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    06-30-2020, 03:31 PM
    As I said I unfortunately began by hacking on a GPL codebase so I shouldn't just post code without carefully verifying that it's actually stuff that I wrote, but here are a few snippets to help get started verifying the...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    06-27-2020, 02:57 PM
    Paul mentioned adding some "official" NAND flash support in the 1.53 Beta #2 thread, initially targeting the Winbond W25N01GVZE1G. Since I'm using that in my current project and I haven't seen a planning thread I...
    89 replies | 1207 view(s)
  • ecurtz's Avatar
    06-19-2020, 04:31 PM
    Is a potential change to an abstract base File still on the table for 1.53 as mentioned here?...
    48 replies | 2252 view(s)
  • ecurtz's Avatar
    06-13-2020, 07:35 PM
    .text.itcm : { . = . + 32; /* MPU to trap NULL pointer deref */ *(.fastrun) *(.text*) . = ALIGN(16); } > ITCM AT> FLASH From https://github.com/PaulStoffregen/cores/blob/master/teensy4/imxrt1062.ld I only...
    21 replies | 465 view(s)
  • ecurtz's Avatar
    06-13-2020, 03:57 PM
    All the code on the Teensy 4/4.1 is running from RAM by default. There's a big thread about how exactly the RAM sections on the IMXRT1062 work here:...
    21 replies | 465 view(s)
  • ecurtz's Avatar
    05-23-2020, 02:59 PM
    No. There is a bootloader on a separate chip which will be available to purchase at some point, but is not yet. Yes, but there are much easier ways to add more I/O to the Teensy depending on your requirements.
    11 replies | 328 view(s)
  • ecurtz's Avatar
    05-16-2020, 12:06 AM
    Paul comments with exact placement of the interior headers here: https://forum.pjrc.com/threads/60851-T4-1-ethernet-and-usb-host-pin-alignments-dimensions?p=238986&viewfull=1#post238986
    24 replies | 964 view(s)
  • ecurtz's Avatar
    05-14-2020, 11:09 PM
    Excellent. I'll keep an eye on the 1.53 thread and see if there's any way I can help out then.
    2 replies | 114 view(s)
  • ecurtz's Avatar
    05-14-2020, 10:23 PM
    Right now SD.h and SerialFlash.h are always included in the generated audio code. I've modified the GUI javascript to include a "headers" field in the node definitions so that they are only included if one of the...
    2 replies | 114 view(s)
No More Results
About ecurtz

Basic Information

Statistics


Total Posts
Total Posts
74
Posts Per Day
0.04
Last Post
NAND flash support in 1.54 Yesterday 01:26 AM
General Information
Last Activity
Today 09:31 PM
Join Date
09-26-2015