Forum Rule: Always post complete source code & details to reproduce any issue!
Tab Content
  • csdgn's Avatar
    04-21-2021, 10:59 PM
    Yes, but I was hopeful there was a way to get it aside form those. I guess I could bitbang it, but it has a 30Mhz bus and I need to drive 3 devices. I don't know if that would be any faster than just using SPI or Dual...
    13 replies | 1616 view(s)
  • csdgn's Avatar
    04-21-2021, 10:22 PM
    So is there an exposed pin for QSPI outside of the memory chip interfaces? Specifically the d0,d1,d2,d3,sck for it.
    13 replies | 1616 view(s)
  • csdgn's Avatar
    04-18-2021, 02:46 AM
    Yep, spent about 20 USD per chip on the one I picked out.
    13 replies | 1616 view(s)
  • csdgn's Avatar
    04-17-2021, 04:48 PM
    Good points all around, the ones in the linked LittleFS are Nor, NAND or FRAM chips. I did not see any MRAM, but perhaps I misread. That being said I am looking at the AS3004204-0108X0PSAY, as it meets the voltage,...
    13 replies | 1616 view(s)
  • csdgn's Avatar
    04-17-2021, 03:04 AM
    So the pins for those slots are accessible and I can put any SPI like SOIC-8/SOP-8 chip there as long as I manage them manually? I was specifically planning to use a CY15E064Q-SXET in the second slot. It's a 64K...
    13 replies | 1616 view(s)
  • csdgn's Avatar
    04-16-2021, 09:12 PM
    My plans are to drive 3 displays (using Quad SPI to Bridgetek BT815/6 boards) and be able to store values to memory persistently multiple times per second (at least) for possibly years, but at the same time able to...
    13 replies | 1616 view(s)
No More Results
About csdgn

Basic Information

Statistics


Total Posts
Total Posts
6
Posts Per Day
0.23
Last Post
Teensy 4.1 Suitability 04-21-2021 10:59 PM
General Information
Last Activity
04-21-2021 11:17 PM
Join Date
04-16-2021