Thank you tni, that solved it. I will be looking more closely at the differences between his code and yours and I will let everyone know if I see anything interesting.
For now here is a working...
Type: Posts; User: Dizzixx
Thank you tni, that solved it. I will be looking more closely at the differences between his code and yours and I will let everyone know if I see anything interesting.
For now here is a working...
I am trying out the jitter free example. I do not understand where the actual sample frequency is coming from
SIM_SCGC6 |= SIM_SCGC6_PDB; // enable PDB clock
PDB0_SC |=...
Any idea why using dma2.triggerAtTransfersOf(dam1) would cause neither dma channel to work?
Good information both of you. I am just starting to read through the K66 manual.
Thanks.
Just as a note about the low frequencies being off. It appears to be spot on (error around .01%) between 7.19 and 78.125 Hz (PDB_PERIOD's of 65,188 and 6,000 ticks each) but frequencies below this...
As uploaded PDB is set to update the DAC value every 47 ticks of F_BUS (which for my teensy 3.6 @ 180 Mhz is I believe 60 Mhz) which for 128 samples per cycle (output sine wave cycles) should produce...
Thanks Paul. I know you have done a lot of work to make things as friendly, bulletproof, and usable as possible. I looked at the audio library and I think I get the gist but there is still a bunch of...
I should probably preface this by stating that I am relatively amateur when it comes to microprocessor and low level programming languages so bear with me.
I am trying to stream data from the...
Okay so I got to play around with things a little this weekend.
#define CPU_RESET_CYCLECOUNTER do { ARM_DEMCR |= ARM_DEMCR_TRCENA; \
...
Got the board and some other things last night. Put the headers on but didn't get a chance to mess with anything.
HOLY CRAP THESE THINGS ARE SMALL! You don't really appreciate it until you hold...
Yes an FPGA would be a better solution but is well outside my expertise, we do not have someone available with that knowledge. I intend to demonstrate feasibility using the teensy, then if people are...
Not sure the difference in setup from Arduino Mega to Teensy 3.6 but this would lead me to believe that the digital read is likely faster. Possibly because it has circuitry more or less like a flip...
0 or 1 more or less being the definition of binary digital systems yeah it would be. Of course having said that I do recognize that even the digital signal is in truth analog with a quick and...
If I understand correctly you are saying that it would be possible to achieve 120 bus speed on the interrupts? Would this possibly be more consistent? If I were able to achieve +/- 2 bus cycle...
Can you explain the comment on the EEPROM and counting? I am not sure why I would need to write to EEPROM while counting cycles. I can see how it might be nice to have that redundancy if something...
It is effectively a static measure with post response readout to a screen and probably write to SD card.
I'll be honest while interesting and I will read through it at length. My first quick read...
Interesting link. Thank you for sharing. This is what I was afraid of. 12 cycles would push the error intolerably high. But if it were always a offset by a given amount, or offset over a repeatable...
Based on https://forum.pjrc.com/threads/28039-Teensy-3-1-time-accuracy leads me to believe that micro frequency error is on the order of ppm where I was assuming full percents previously, making it...
Hello all,
I apologize if this question comes off as ignorant but I am relatively inexperienced with micros etc. I have minimal experience using Arduino. I am working on a fast event timing...