The IC specifications (NXP, IC-bus.org) allow the slave to set the SCL clock line low to make the master wait. This is called clock streching.



I tested this implementation on a Teensy 3.0...