W25q128fvsig eol

Status
Not open for further replies.

tenkai

Well-known member
Looks like the W25Q128FV is being EOL'd

The replacement seems to be W25Q128JVSIQ
https://www.digikey.com/product-detail/en/winbond-electronics/W25Q128JVSIQ/W25Q128JVSIQ-ND/5803943

datasheet:
http://www.winbond.com/resource-files/w25q128jv spi revc 11162016.pdf

They appear to be pin compatible. I have some on order directly from Winbond, but Digikey said they will have them in stock in July. I will update with my findings.

Has anyone else tried the new JV model? it seems to be the only differences are a higher clock speed (133mhz vs 104mhz), and the removal of /wp and /reset functions from the IO2 and IO3 pins (they are solely for 2x and 4x spi now). Anything else I am missing?

T
 
Last edited:
Preliminary testing seems to point towards code compatibility between the W25Q128FV and the new W25Q128JV. I am curious if the faster SPI speed (133mhz) will provide faster transfer speeds
 
I just ordered a W25Q128JV... the last one Digikey had in stock.

All the available info says it should "just work".

At least for reading, it should be exactly the same speed. Teensy's SPI clock is 24 or 30 MHz. Even if you edit kinetis.h to overclock F_BUS, you won't be able to get SPI clock speeds anywhere close to the maximum rates these chips support.

If you read the datasheet carefully, you'll also notice reading at those higher speeds requires up to 8 extra wait state clock cycles. Teensy's code doesn't use those, because it's always within the clock speeds that don't require them. If you try massive overclocking, you'll need to edit code to use those other read commands and their wait states.

The write and erase speeds are paced by circuitry inside the chip. The SPI speed has little impact on write & erase times.
 
Status
Not open for further replies.
Back
Top