ADC schematic T4

Status
Not open for further replies.

Rawi

Member
Hi everyone!
I'm working on a race car project and i was wondering about the adc schematic for T4, I need to choose a capacitor for voltage divider so i need first to know the value of resistance of adc when it is sampling

Anyone who knows something about that?
 
There is a Kinetis application note about the ADCs on the NXP website. These Delta-Sigma ADCs do NOT have a constant input impedance since each conversion cycle starts with loading an internal capacitor (low impedance, drawing high current from the source) while afterwards, it goes back into high impedance state. Best is to design your voltage divider independently and use a rail-to-rail op-amp as voltage follower afterwards between your divider and the ADC.
 
Keep ADC input resistance below 4K ohms. You can put a 0.01 µF capacitor on the input pin to reduce noise (but it effects bandwidth unless you go down to more like 40 ohms).
 
Thx for your tips!
I will go for rail-to-rail op-amp voltage follower since it is very critical to read the data from the sensors.
 
Status
Not open for further replies.
Back
Top