R
Reaction score
49

Latest activity Postings About

    • R
      Rezo reacted to PaulStoffregen's post in the thread Teensy 4.1 or Arduino GIGA R1 with Like Like.
      Specifically regarding Arduino Giga and software, it's pretty clear Arduino has focused on developing certain features. The situation is similar with Teensy, but largely a different set of features. Depending on your perspective, it's easy to...
    • R
      Meanwhiles, for anyones enjoyment, here is a video of a music player demo running on LVGL v9.0.0 I think there is a lot of room left to optimize. It has two screen sized frame buffers (1.3Mb each) that LVGL writes into, and the eLCDIF reads from...
    • R
      Quick general question - can the SEMC/SDRAM read data from one address (using DMA for example) and write to another address at the same time?
    • R
      Rezo reacted to defragster's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      I made quick note somewhere on past pages with initial speed results showing longer at faster - but not seen with current test. Another thing the 'OneScanCap.ino' occasionally shows is an added 3 seconds to all times across the tests between one...
    • R
      Rezo reacted to mjs513's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Sorry been distracted today for a bunch of reasons. Reran the tests but added the time to copy the array DMAMEM to EXTMEM: 0 errors, 1010 microseconds to copy DMAMEM to DMAMEM: 0 errors, 319 microseconds to copy RAMMEM to RAMMEM: 0 errors...
    • R
      Rezo reacted to mjs513's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      yep DMAMEM uint16_t array1[(320) * 240] __attribute__((aligned(32))); EXTMEM uint16_t array2[(320) * 240] __attribute__((aligned(32))); int errorCnt = 0; int arraySize = (320 * 240); void setup() { Serial.begin(115200); while (!Serial &&...
    • R
      And with a DMA transfer?
    • R
      Im sure you’re already doing this - but you are flushing cache? Maybe try do a data integrity test with SDRAM/DMA? Copy data from one buffer to another and see if they are identical ?
    • R
      Rezo reacted to mjs513's post in the thread Call to arms | Teensy + SDRAM = true with Wow Wow.
      Just by way of an update @KurtE got the OV7670 and OV7670 video working using the micromod as the test platform. If you try it on the SDRAM something strange is going on. If you use DMAMEM for the framebuffers image is perfect if you use...
    • R
      I set it to 1 and skipped 133 as I figured there was no point in testing it - we know it works
    • R
      @defragster Test with no cap Test results 57 tests with 5 ReReads: At 166 MHz in 142 seconds with 0 read errors At 196 MHz in 132 seconds with 0 read errors At 206 MHz in 130 seconds with 0 read errors At 216 MHz in 128...
    • R
      Rezo reacted to defragster's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Posted this just now: https://github.com/mjs513/SDRAM_t4/tree/main/examples/OneScanCap and running with DevBoard v 4.0 and twin 6.8 pF caps the summary is: Test results 57 tests with 5 ReReads: At 133 MHz in 157 seconds with 0 read errors...
    • R
      I did not actually. Which sketch should I run?
    • R
      Ugh… I should have multiplied the screen resolution by sizeof(uint32_t) in the flush call.. 🤦🏻‍♂️ How did I miss that one? Will test in a couple of hours - I'm sure that’s going to fix it. But regardless, the L1 Cache application notes does...
    • R
      Rezo reacted to jmarsh's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      It's relatively simple to walk through all the MPU regions and add a new one at the end. Shouldn't need to disable/enable the data cache as long as it's done before the SDRAM/SEMC initialization. I agree that it should not be necessary though as...
    • R
      As I mentioned, I tried to flush the cache but it had no affect at all. I can't confirm nor dismiss that the hardware needs a region with cache disabled, but from all the code examples I have observed (NXP, LVGL) and application notes, they all...
    • R
      Rezo reacted to defragster's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      If Paul suggests that, it would be worth a try to emulate the needed parts of that config function to add that new non-cache region. As I read the startup.c code for the configure_cache() it seemed like altering the cache/MPU when already set...
    • R
      If we can reset it, and run though the same sequence of region setup, then we should be good - no? or, we know what the value of i is, as we have 11 regions set up in configure_cache and the next region can be 12.
    • R
      @mjs513 @defragster think we could do this? Perhaps we can add a function to the class such as uint32_t setNoCacheRegion(uint8_t size) Based on the size (we can use a struct to set values) we can return the calculated base address for the non...
    • R
      Let's first make an effort to add it in the SDRAM_t4 library. Maybe disable interrupts, turn off the cache, add that extra region, then turn the caches back on. That is, if arm_decache_flush_delete() and arm_decache_flush() aren't enough...
    • R
      Rezo reacted to KurtE's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Forget to ask/mention in previous post. When you said before each buffer write: not sure what you meant here. That is what "Before" if it was before your code updated the buffer to the new contents. then flushing before this would not help. if...
    • R
      @KurtE "Before" means before I set the LCDIF_NEXT_BUF register to point to the next frame the eLCDIF needs to push out. So I call arm_decache_flush_delete after the frame is rendered and just before I set the eLCDIF LCDIF_NEXT_BUF register I...
    • R
      Rezo reacted to KurtE's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      For what is worth, back in T4 beta cycle, I was running into issues with the caching getting in the way. Sometimes the cache flush and/or delete could help, other times a royal PIA... That is why I found it sort of amusing that we used the...
    • R
      @PaulStoffregen I have been playing around with the eLCDIF and a 24bit 800*480 RGB display using my experimental eLCDIF_t4 library My first experiment was to display a static image loaded into SDRAM - that worked fine. My next experiment was to...
    • R
      Right so piping it directly to the display without the need for a ram buffer. It can be done, but you’d need a new dev board for that. I have seen many implementations of LCDs on memory driver on the STM32 platform.
    • R
      Rezo reacted to jmarsh's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      But that is using up memory space and bandwidth for a framebuffer. If the display was connected to the SEMC the CPU could write directly to the display's memory. All you would have to do is put values in RAM and the corresponding pixels would...
    • R
      I have a library that supports 8080 for the ili948x Uses FlexIO and DMA. So it has no cpu hold up. You can use that with the camera
    • R
      Which camera are you going to use @jmarsh ?
    • R
      24 bit color requires 24 pins for bus and 4 pins for control. 28 in total from B0_00 to B1_11 - that leaves 4 pins left on FlexIO2 But, if one uses a 16 bit or 18 bit bus, that leaves 12 to 10 FlexIO pins left which is enough for the camera. I...
    • R
      Rezo reacted to mjs513's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Finally got the HM01B01 camera working again with Teensy. So hooked it up to the SDRAM board using EXTMEM for the Buffer for still images. Did find that if you hook up a display best to use pins 0/1 for dc/rst if you are using 9/8 for other...
    • R
      Rezo reacted to Fertje's post in the thread 4.1 Edge connector with Like Like.
      Since I use the teensy 4.1 for multiple prototyping projects with usb, usb host and ethernet, I often need to salvage my soldered teensies and takes me quite some time. I have designed this easy to use edge connector. Not a very exciting project...
    • R
      Rezo reacted to wwatson's post in the thread Need advice on PCB manufacturers with Like Like.
      I want to thank everybody for the advice given. I chose OSHPark. Everything worked out without any problems. I just received my 3 boards and populated one of them (barely, shakey). Hooked it up and it works:D Thanks again for the help.
    • R
      @defragster I guess it would be the same things, yes. But DMA needs 32 byte aligned boundaries (hence the example above). LCDIF needs 64 byte alignment.
    • R
      @mjs513 I have a working example of LCDIF & SDRAM if you want to reference it in the SDRAM examples folder? https://github.com/david-res/eLCDIF_t4/tree/main/examples/SDRAM/eLCDIF_SDRAM I still have some small updates to do to it, but it does work...
    • R
      +1 on the HDMI stuff - would be very cool to see something like that on the Teensy
    • R
      I've started working on a little eLCDIF library: https://github.com/david-res/eLCDIF_t4 It's FAR from done, FAR from something functional, but I only started a couple hours ago. I'm not making this super fancy or super flexible - I'm making the...
    • R
      Rezo reacted to Dogbone06's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Let’s make both work? Sort of a library that can work both with FlexIO on the Micromod and the MIPI CSI. Or two seperate libraries :D
    • R
      In that case, We can optionally use GPIO_B0 and some of GPIO_B1 for eLCD @ 16bit color depth, and the remainder for FlexIO based camera interface. Although I do agree with @Dogbone06 that CSI would be the preferred way to go
    • R
      @KurtE how many FlexIO pins would you need for the Camera?
    • R
      Rezo reacted to jmarsh's post in the thread Call to arms | Teensy + SDRAM = true with Wow Wow.
      What I was trying to remember earlier: The LCDIF_CTRL2 register has two fields (ODD_LINE_PATTERN and EVEN_LINE_PATTERN, page 1888 of the IMXRT1060 pdf) that specify the RGB component order, so you could just change those values rather than rewiring.
    • R
      Rezo reacted to Dogbone06's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Make sure Rezo and KurtE has that in mind when making the pin-list. Everything they put on the list I will add. 😄
    • R
      Rezo reacted to mjs513's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      was thinking about considering all the wiring involved with the camera and display - think @KurtE pointed all that out. Figured I would wait until the gen5 design came out :)
    • R
      Rezo reacted to Dogbone06's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      I plan to do a gen5 with all our wishes fulfilled. The idea is that Rezo coordinates with KurtE about pins so we don't miss anything. Then he gives me a list. From that I will make it and send to all the original people that got the gen4.
    • R
      Just need to redo pin layput IMO to group signals into peripherals. Would make it easier to create “shields”
    • R
      Rezo reacted to mjs513's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Hopefully if you do another rev that has CSI pins broken out we can have the camera as well :) then it would be a Teensy Giga that actually works :)
    • R
      Rezo reacted to Dogbone06's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      You will soon be able to have this yourself once the library is done. This is the whole goal with this thread and the SDRAM project. To combine SDRAM and eLCD to become happier humans haha. 😄
    • R
      Great success! Swapped the color order on the pins, so its wired B0-7, G0-7, R0-7 on LCD_DATA0 through LCD_DATA23 pins and it looks great! So that confirms the color order on the eLCDIF output is BGR and not RGB
      • IMG_5146.jpg
    • R
      I pulled up the 1060EVK schematic and took a look at how they wired up the LCD (it's a 480x272@16bit) and I see that the wiring order is B-G-R and not R-G-B as I wired it up: looking through the eLCDIF control registers I don't seen an option...
      • 1060_evk_lcd_con.jpg
      • 1060_evk_mcu_con.jpg
    • R
      Rezo reacted to MichaelMC's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Its looking good, and yes, I'm envious.
    • R
      Rezo reacted to Dogbone06's post in the thread Call to arms | Teensy + SDRAM = true with Like Like.
      Just so everyone understands. What Rezo is doing above, will in the end result in a library for anyone to use. I think it will add allot of value to the Teensy platform. SDRAM + eLCD = great success! ;) @Rezo and @jmarsh, good work! :D
  • Loading…
  • Loading…
Back
Top